
# **ONKYO**® SERVICE MANUAL

# Europe Model DIGITAL SYNTHESIZED FM STEREO TUNER Model T-909



# **TABLE OF CONTENTS**

Item	Page
Specifications	2
Precautions	$\overline{2}$
Features	2
Circuit description	3
Exploded view	6
Component location	7
Alignment procedures	8
Digital section p.c.bparts list	10
Digital section-schematic diagram	11
Pin arrangements for digital IC	13
Tuner-schematic diagram	17
Tuner p.c.b. view	19
Tuner p.c.bparts list	21
Linear IC block diagram	22
Power supply p.c.b. view	$\frac{\overline{24}}{24}$
Block diagram	25
Packing procedures	26



# **SPECIFICATIONS**

Tuning Range: 87.50 ~ 103.95MHz AM Suppression Ratio: 55 dB

Tuning increments: 50 kHz Harmonic Distortion: FM mono: 0.08% at 1 kHz

Usable Sensitivity: FM mono: 9.8 dBf, 1.7μV IHF
1.3μV (S/N 26 dB, Stereo Separation: FM stereo: 0.15% at 1 kHz

 $1.3\mu V$  (S/N 26 dB, Stereo Separation: 45 dB at 1 kHz 40 kHz Devi.) DIN 40 dB at  $100\sim10,000$  Hz

FM stereo: 17.2 dBf,  $4\mu$ V IHF Subcarrier Suppression: 70 dB  $45\mu$ V (S/N 46 dB, Muting Level: 17.2 dBf,  $4\mu$ V

45 $\mu$ V (S/N 46 dB, Muting Level: 17.2 dBf, 4 $\mu$ V 40 kHz Devi.) DIN Stereo Threshold: 17.2 dBf, 4 $\mu$ V

50 dB Quieting Sensitivity: FM mono: 14.7 dBf,  $3\mu$ V Frequency Response:  $30\sim16,000$  Hz (+0.5, -2dB)

FM stereo: 36 dBf, 35μV Tuning Frequency Accuracy: 30 ppm Intermediate Frequency: 10.7 MHz Power Supply Rating: AC220 volts 50 Hz

Capture Ratio: 1.5 dB Antennas: 300 ohms balanced, 75 ohms

Inage Rejection Ratio: 85 dB Antennas: 300 ohms balanced, 75 ohms type

Image Rejection Ratio: 85 dB unbalanced and 75 ohms type IF Rejection Ratio: 100 dB "F" connector

Spurious Rejection Ratio: 105 dB Semiconductors: 4 FETs, 56 ICs Signal to Noise Ratio: FM mono: 80 dB 49Transistors.

Noise Ratio: FM mono: 80 dB 49Transistors, 63 Diodes FM stereo: 74 dB Dimensions: 450 W x 3 1/4" x 13 15/16"

Alternate Channel Att.: 80 dB IHF Weight: 5.9 kg., 13.0 lbs.

Selectivity: 75 dB DIN (±300 kHz, 40 kHz Devi.) Specifications and features are subject to change without

not

# **PRECAUTIONS**

All CMOS devices have diode input protection against adverse electrical environments such as static discharge.

Unfortunately, there can be severe electrical environments during the process of handling. For example, static voltages generated by a person walking across a common waxed floor have been measured in the 4 to 15 kV range (depending on humidity, surface conditions, etc.). These static voltages are potentially disastrous when discharged into a CMOS input considering the energy stored in the capacity ( $\approx$ 300 pF) of the human body at these voltage levels.

Present CMOS gate protection structures can generally protect against overvoltages. This is usually sufficient except in the severe cases. Following are some suggested handling procedures for CMOS devices, many of which apply to most semiconductor devices.

- 1. All MOS devices should be stored or transported in materials that are somewhat conductive. MOS devices must not be inserted into conventional plastic "snow" or plastic trays.
- 2. All MOS devices should be placed on a grounded bench surface and operators should ground themselves prior to handling devices, since a worker can be statically charged with respect to the bench surface.
- 3. Nylon clothing should not be worn while handling MOS circuits.
- 4. When lead straightening or hand soldering is necessary, provide ground straps for the apparatus used.
- 5. Double check test equipment setup for proper polarity of voltage before conducting parametric or functional testing.
- 6. All unused device inputs should be connected to  $V_{\mathrm{DD}}$  or  $V_{\mathrm{SS}}$

# **FEATURES**

# **Quartz Controlled Tuning Accuracy**

Onkyo has solved tuning accuracy problems once and for all by employing one of the most accurate and stable reference frequency sources known today - the quartz crystal oscillator in a quartz synthesizer tuning system. Not even the slightest hint of station drift can be detected, irrespective of widely varying operational conditions.

# Front Panel Digital Frequency Display

Befitting its high degree of tuning accuracy and stability, the T-909 displays the tuned frequency in digital form. Tuning operations involve no more than the pushing of a few buttons - nothing could be simpler, nor any more accurate.

Frequencies may be varied one at a time in 50 kHz steps (200 kHz steps for USA) or continuously at relatively high speed. And when the station has been accurately tuned, the TUNED indicator lamp will light up.

### **Tuning Memory for Automatic Tuning**

A total of 7 favorite FM stations may be pre-set for automatic tuning. The actual setting operation involved is simplicity itself, while any pre-set memory may be cleared and reset for a new station with equal ease.

# High Sensitivity Plus Superb Selectivity

With dual gate MOS FETs in the front-end RF stage and mixer circuit, and a tuned buffer circuit in the local oscillator, a truly excellent FM sensitivity of 1.7  $\mu$ V (9.8 dBf) has been attained. Distant FM stations that were once too remote for worthwhile FM listening are given greater clarity and brilliance. But what is even more remarkable is the conspicuous absence of interference, especially from adjacent stations.

# Negligible Noise and Distortion

Although the T-909 has been designed for the ultimate in accuracy and speed, emphasis is also on quality of sound reproduction. An S/N ratio of 80 dB (mono) and a distortion rating of 0.08% (mono, 1 kHz) clearly reveal the extremely high standard of hi-fi FM reception achieved in the T-909.


### Other Outstanding Features

As could be expected of a tuner of this class, space does not permit details on the numerous other important features, such as the PLL MPX IC and pilot cancellor, signal strength meter, de-emphasis switch for Dolby \* broadcasts, multipath detector terminals (for oscilloscope connection) and the gold-plated output terminals.


\* "DOLBY" IS A REGISTERED TRADEMARK OF DOLBY LABORATORIES INC.

# CIRCUIT DESCRIPTION


# T-909 BLOCK DIAGRAM



# SYN-522 BLOCK DIAGRAM



In conventional tuners, radio stations are "tuned" by varying the capacitance of a variable capacitor. In digital tuners, however, this tuning operation is achieved by varying the voltage applied to a variable capacitance diode. In the PLL circuit (block diagram shown in fig. 2), the subdivided oscillator frequency and a reference frequency undergo phase comparison to obtain the voltage to be applied to the variable capacitance diode.



# 1. Memory/Scan Selector Switch and Error Detector Circuit

The memory/scan selector switch contains 7 memory switching positions and 1 scan switching position.

The Lo terminal is O during "memory", but changes to 1 during "scan" when the scan frequency is stored in the channel selector by the time constant circuit.

The error detector circuit is activated whenever the code set by the memory DIP switch does not correspond to the code determined by the received frequency, resulting in the fluorescent E (Error) indicator lamp lighting up.

### 2. DIP Switch

By setting the DIP switch (tuned manually to light up the LED lamp) to the code determined by the received frequency, the frequency will be recalled from memory by pressing the switch.

### 3. Channel Selector Control

Scan pulse signals appear at the output whenever the UP or DOWN switches are pressed. Note, however, that the band edge detector is activated when either fmax (103.95MHz)or fmin (87.5 MHz) is reached, thereby stopping the output scan pulse signals.

### 4. Channel Selector

The input code is passed straight through to the output during memory mode, but when the scan switch is on, the code set by CON-490 (fmin = 87.5 MHz) is stored in the memory. That is, the input signal appears at the output when Lo is O

The code which has been stored in the memory by the scan pulse signal from the channel selector control then changes the received frequency by advancing or delaying. the counter. Frequency is changed by 50 kHz per scan pulse.

### 5. Code Converter

The channel selector output code is distributed io each frequency unit column (100MHz, 10MHz, 1MHz, and 100 kHz), and then converted into binary numbers corresponding to decimal numbers.

### 6. Decoder/Driver

The code converted into binary form is then converted into a code form employed to drive the fluorescent indicator lamps. The 12.5 V drive voltage for these indicator lamps (the rest of the digital section employs high level voltage in the 3 to 5 V range) is obtained from the inverter C-MOS IC acting as a driver circuit.

## 7. 200 kHz Detector Circuit

Frequencies in the European model are changed in steps of 50 kHz, but in the USA model frequencies are changed in steps of 200 kHz. And since the channel selector counter is advanced or delayed by 50 kHz per step the USA model is equipped with a 200 kHz detector circuit in order to advance or delay the channel selector counter 4 counts at a time.


Tuned frequency and channel selector output cords

Frequency						Frequency					
(MHz)	J	I	Н	G	F	(MHz)	Е	D	С	В	Α
87	0	1	0	1	1	.00	0	0	0	0	0
88	0	1	1	0	0	.05	0	0	0	0	1
89	0	1	1	0	1	.10	0	0	0	1	0
90	0	1	1	1	0	.15	0	0	0	1	1
91	0	1	1	1	1	.20	0	0	1	0	0_
92	1	0	0	0	0	.25	0	0	1	0	1
93	1	0	0	0	1	.30	0	0	1	1	0
94	1	0	0	1	0	.35	0	0	1	1	1
95	1	0	0	1	1	.40	0	1	0	0	0
96	1	0	1	0	0	.45	0	1	0	0	1_
97	1	0	1	0	1	.50	1	0	0	0	0
98	1_	0	1	1	0	.55	1	0	0_	0	1
99	1	0	1	1	1	.60	1	0	0	1	0
100	1	1	0	0	0	.65	1	0	0	1	1
101	1	1	0	0	1	.70	1	0	1	0	0
102	1	1	0	1	0	.75	1	0	1	0	1
103	1	1	0	1	1	.80	1	0	1	1	0
104	1	1	1	0	0	.85	1	0	1	1	1
105	1	1	1	0	1	.90	1	1	0	0	0
106	1	1	1	1	0	.95	1	1	0	0	1
107	1	1	1	1	1						


Band Edge Control Cords

	J	I	Н	G	F	E	D	C	В	Α
UP	1	1	0	1	1	1	1	0	0	0
DOWN	0	1	0	1	1	1	0	0	1	0

NOTES: The frequency when set the power switch to ON or the tuned switch to reset is 87.5MHz




# **EXPLODED VIEW**



# EXPLODED VIEW-PARTS LIST

Ref. No.	Parts No.	Description	Ref. No.	Parts No.	Description
1	2811044	Top cover	12	225018	GL-2PR1, Stereo indicator L.E.D.
2	831430082	3STW+8BQ (BC)	13	225019	GL2PG1, Tuned indicator L.E.D.
3	27170042	Bottom board	14	13752593	NALE-493, L.E.D. P.c.b.
4	280379	Leg	15	13752591	NAMEM-491, Memory p.c.b.
5	834130122	3STS+12BQ	16	13752121	Front panel ass'y
6	831130082	3STW+8BQ	17	87313006	M-3B
7	28320168A-1	Power switch knob	18	831130082	3STW+8BQ
8	28133008	Plate	19	27300107	Programming stylus
9	28191026	Smoking plate	20	27120116	Back panel
10	28140102	Cushion	21		Plate (M)
11	28140103	Cushion	22	28142602	Cushion


# FRONT PANEL-EXPLODED VIEW



# FRONT PANEL EXPLODED VIEW-PARTS LIST

Ref. No.	Parts No.	Description	Ref. No.	Parts No.	Description
51	28320240	Push switch knob	62	27300105	Support (R)
52	27267028	Push switch guide	63	27210096	Front panel
53	27267029	Push switch guide	64	28125038-1	End cap (R)
54	27180021	Spring	65	28125037-1	End cap (L)
55	87644010	W4+10F (BC)	66	8233006	3S+6FN (CR)
56	893030	E-3, Circlip	67	27267018	Power switch guide
57	27140201	Bracket	68	28191025	Dial glass
58	834130062	3STS+6BQ	69	82113006	3P+6FN
59	28148050	Door	70	28140106	Cushion
60	27300110	Hinge (R)	71	29380041	Label (A)
61	27300106	Support (L)	72	27270017 <b>A</b>	Spacer

# COMPONENT LOCATION



# COMPONENT LOCATION-PARTS LIST

Ref. No.	Circuit No.	Parts No.	Description
1 2 3 4 5 6 7 8 9 10 11	Q747 T001 T002 C1 S001	13752587 13752585 13752586 13752522 13752589 13752590 13752592 212001 230244 233026 3500052 25035054	NARF-487, RF/IF and MPX. pc board NAPS-485, Power supply pc board NAPS-486, Power supply pc board NASYN-522, Synthesis pc board NADIS-489, Display pc board NACON-490, Converter pc board NAPL-492, Meter illumination pc board 5-LT-06, Fluorescent indicator tube NPT-646G, Power transformer NBLN-1, Balun transformer PME271Y510CEE, IS capacitor NPS-111-L19P, Power switch
13	S811, S812	25065051	NMS-1202, Microswitch
14 15 16 17 18 19 20 21 22 23 24 25	A001 A005 A002 A032 A014 A033 A021	25060021B 243088 253072 25045012 25108002 27110057 27110058 27250015 27260014 27140200 893020 27115032	NTM-3PUM1, Antenna terminal NIND-0500S88, Signal strength meter Power supply cord FR3, Coaxial connector MD2R, Terminal Front bracket Front bracket (R) Lamp case Shaft Bracket E-2, Shaft Side bracket (R)
26 27 28	A022 A029 A036	27115033 27190009 27150081	Side bracket (L) Holder Shielded cover7_

# **ALIGNMENT PROCEDURES**

# INSTRUMENTS REQUIRED


- 1. Stereo Modulator
- 2. FM Signal Generator with Frequency Counter
- 3. Frequency Counter
- 4. Digital DC Voltmeter
- 5. DC Voltmeter
- 6. Distortion Analyzer
- 7. AC V.T.V.M.
- 8. Oscilloscope

# GENERAL ALIGNMENT CONDITION

- 1. Standard modulation is 1 kHz 100% (FM MONO), pilot 9% sub and main 91% (FM STEREO).
- 2. Standard knob position

S1 (DOLBY NR ADAPT)OFI
S2 (NOISE FILTER) OFI
S3 (MODE) STEREO
S4 (MUTING) OFI

# CONNECTION DIAGRAM



# (1) FM ALIGNMENT

Step	FM Signal Generator	Stereo Modulator	Dial to set	Adjust	Output Indicator	Adjust for	Remarks
1	88.1MHz, 65dBf 1kHz 75kHz devi.		88.1 <b>MH</b> z	LO	DC	3.6V	Usally not
2	103.9MHz, 65dBf 1kHz, 75kHz devi.		103.9MHz	тсо	Digital Voltmeter	15.4V	necessary to adjust
3	88.1MHz, 25dBf 1kHz, 75kHz devi.		88.1MHz	L001	DC		Repeat steps
4	103.9MHz, 25dBf 1kHz, 75kHz devi.		103.9 <b>M</b> Hz	TC001 7 TC004	Voltmeter 1	Minimum	3 and 4 as necessary
5	98.1MHz, 25dBf 1kHz, 75kHz devi.		98.1 <b>MH</b> z	L106			-
6	98.1MHz, 25dBf 1kHz, 75kHz devi.		98.1MHz	L107 Bottom	DC Voltmeter 2	OV	
				L107 Upper	Distortion Analyzer	Minimum	
7	98.1MHz, 25dBf 1kHz, 75kHz devi		98.1MHz	L105	AC V.T.V.M	Maximum	
8	98.1MHz, 65dBf EXT. Modulation	L+R 68.25kHz devi. Pilot sig. 6.75kHz devi.	98.1MHz	L101 L102	Distortion Analyzer	Minimum	

# (2) MULTIPLEX ALIGNMENT


	FM Signal Generator	Stereo Modulator	Dial to set	Adjust	Output Indicator	Adjust for	Remarks
V.C.0	98.1MHz 65 dBf		98.1MHz	R224	Frequency Counter	76kHz	Turn off the modulation
Pilot Cancel	98.1MHz 65dBf EXT. Modulation	Pilot Sig. 6.75kHz devi.	98.1MHz	R229	AC V.T.V.M	Minimum	
Separation	Same as above	Rch 68.25kHz devi. Pilot 6.75kHz 6.75kHz		P270	AC V.T.V.M (Lch)	Minimum	Maximum and
		Lch 68.25kHz devi. Pilot 6.75kHz devi.	98.1MHz	98.1MHz	R278	AC V.T.V.M (Rch)	Minimum

# (3) MUTING CIRCUIT

FM Signal Generator	Dial to set	Adjust	Output Indicator	Adjust for	Remarks
98.1MHz. 17dBf 98.1MHz. 16dBf	98.1MHz	R145	Oscilloscope	Signal No Signal	Set the muting Switch to ON.
98.1MHz, 65dBf 1kHz, 75kHz devi.	98.1MHz	R324	DC Voltmeter	Same Voltage	Connect the DC Voltmeter across the gates of Q <sub>321</sub>

# (4) SIGNAL STRENGTH METER CALLIBRATION

FM Signal Generator	Dial to set	Adjust	Output Indicator	Adjust for
98.1MHz, 65dBf 1kHz, 75kHz devi.	98.1 <b>MHz</b>	R139	Signal Strength Meter	60



# **DIGITAL SECTION P.C.B.-PARTS LIST**

<b>SYNTHESIS</b>	PC	BOAL	RD
(NASYN-522	)-P	ARTS	LIST

Circuit No.	Parts No.	Description
ICs		
Q761	222495	HD74S112
Q762	222484	HD74S74
Q763	222493	SN74LS192
Q764, Q765	222494	SN74LS193
Q766	222479	HD7427
_	222442 or	SN7427 or
Q767	222488	HD7420
	222428 or	SN7420 or
Q768, Q769	222491	HD74293
Q770	222501	HD7474
Q771	222477	TC5081
Tran	sistors	
Q772	2211192	2SC380A(O)
Q773, Q774	2210675	2SC1681(GR)
Capa	citor	, ,
C761	3500056	1μF, 16V, CA
X'tal		
X801	3010029	XTL-6.4M
Shiel	lded case	
	27225027	

# **DISPLAY PC BOARD** (NADIS-489)-PARTS LIST

Circuit No.	Parts No.	Description
ICs		
Q701-Q704	222478	HD7400
Q706	222481	HD7410
Q707	222487	HD74192
Q708, Q709	222492	HD74193
	222504 <sup>or</sup>	SN74193 or
Q710, Q711	222489	HD7430
Q712	222490 ar	HD7486
	222505 or	M53286 or
Q713	222481	HD7410
Q714	222478	HD7400
Q715	222480	HD7432
Q716, Q718	222481	HD7410
Q717, Q719	222478	HD7400
Q720, Q722		1107400
Q721, Q723	222481	HD7410
Q724, Q725	222503 or	SN74LS47
	222483 or	SN7447AN OI
Q726-Q728	222475	TC4049
Q729, Q730	222484	HD7404
Tran	sistors	
Q731-Q746	2211255	2SC1815(GR)

# Fluorescent indicator tube

		= :
Q747	212001	5-TL-06
Dioc	les	
D701, D702	223105	1 <b>S</b> 1555
Capa	acitors	
C701	352722211	220µF, 6.3V, Elect.

Circuit No.	Parts No.	Description
C703 C704	374122235 352922206	0.022μF±10%, 50V, DE 22μF, 6.3V, NP
C708 C713 C714	352721011 352732202 352742201	$100\mu\text{F}$ , 6.3V, Elect. $22\mu\text{F}$ , $10\text{V}$ , Elect. $22\mu\text{F}$ , $16\text{V}$ , Elect.

# **CONVERTER PC BOARD** (NACON-490)-PARTS LIST

Circuit No.	Parts No.	Description
ICs		
Q751, Q754	222478	HD7400
Q755	222481	HD7410
	sistors	
Q756, Q757	2211255	2SC1815(GR)
Diod	es	
D711-D714	2231031	1N60N(FM)
D718, D720	2231031	1140014(1-M)

# Capacitor

C731	352734701	47μF, 10V, Elect.
	Switch	• •
	25035074	NPS-822-L39, Memory/Scan

# **MEMORY PC BOARD** (NAMEM-491)-PARTS LIST

Circuit No.	Parts No.	Description
Dioc	le arries	
D731-D737	225016	DAN401
D741-D747	225017	DAN601
Swit	ches	
S801-S807	25065043	NDS-10102, DIP

# METER ILLUMINATION PC BOARD (NAPL-492)-PARTS LIST

Circuit No.	Parts No.	Description
	210032	0.25A, 6.3V, Pilot lamp
	451731504	$15\Omega$ , 2W, MOF resistor

# L.E.D. PC BOARD (NALE-493)-PARTS LIST


Circuit No.	Parts No.	Description
D801-D810	225020	TLR122, L.E.D.

NOTES: Capacitor

CA: Aluminum solid electrolytic capacitor DE: Non-inductive polyester film capacitor NP: Non-polar electrolytic capacitor

Resistor


MOF: Metal oxide film resistor



# PIN ARRANGEMENT FOR DIGITAL IC


# HD7400

(Quadruple 2-input Positive NAND Gates)




# HD7410

(Triple 3-input Positive NAND Gates)




# SN7427, HD7427

(Triple 3-input Positive NOR Gates)




# HD7432

(Quadruple 2-input Positive OR Gates)




# HD7474

(Dual D-Type Edge-Triggered Flip-Flops).




HD7404

(Hex Inverters)




# HD7420, SN7420

(Dual 4-input Positive NAND Gates)




# HD7430

(8-input Positive NAND Gates)



# HD7486

(Quadruple 2-input Exclusive-OR Gates)



TRUTH TABLE

.     -     -     -     -     -     -	
	Inp
	A
	0
	0
	1
	1

# BLOCK DIAGRAM

TRUTH TABLE


	Inputs			Out	puts
PS	PC	CP	Q	Q	
0	1	×	×	1	0
1	0	×	×	0	1
0	0	×	Χ.	1	1
1	1	†	1	1	0
1	1	1	0	0	1
1	1	0	.<	$\mathbf{Q}_{0}$	$\overline{\mathbf{Q}}_{0}$

NOTES) 1. 1: Transition from low to high level

- 2. The level of Qo before the indicated input conditions were estabilished.
- 3. X: irrelevant

# HD74S112

Dual J-K Negative Edge-Triggered Flip-Flops with Preset and Clear





		Input			Ou	tput
PS	PC	CP	J	K	Q	Q
0	1	×	×	×	1	0
1	0	×	×	×	0	1
0	0	×	×	×	l•	1*
1	1	Į.	0	0	Q.	Q.
1	1	1	1	0	1	0
l	1	1	0	1	0	1
1	1	1	1	1	Top	ggle
1	1	1	×	×	Q.	Q.

- NOTES: 1. X: irrelevant
- 2. ↓: Transition from high to low level
- 3. The level of  $Q_0$  before the indicated input conditions were established.
- 4. Toggle: Each output changes to the complement of its previous level on each active transition (pulse) of the clock.
- 5. \*: This configuration is nonstable; that is, it will not persist when present and clear inputs return to their inactive (high) level.

# HD74LS293

Decade and 4-bit Binary Counter





(13)

'293, 'LS293

NOTE: Output QA is connected to input B


# SN74LS47, SN7447

BCD-to-Seven-Segment Decoders/Drivers





# **FUNCTION TABLE**



- H = high level L = low level X = irrelevan
- NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The
  - ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.

    2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are off

  - other input.

    3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).


    4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on.
- †BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

# HD74192, SN74LS192, HD74193, SN74193, SN74LS193

Synchronous 4-bit Up/Down counters (Dual Clock with clear)

# PIN ARRANGEMENT

# (TOP VIEW)



# DESCRIPTION

The 192 and LS192 circuits are BCD counters and the 193 and LS193 circuits are 4-bits binary counters.

The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the load input is low. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements. This reduces the number of clock drivers, etc., required for long words.

These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up- and down-counting functions. The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count-down input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs respectively of the succeeding counter.

# HD74192, SN74LS192 typical clear, load, and count sequences

Illustrated below is the following sequence:


- 1. Clear outputs to zero.
- 2. Load (preset) to BCD seven.
- 3. Count up to eight, nine, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, nine, eight, and seven.

# CLEAR LOAD A B COUNT COUNT DOWN COUNT OB CARRY CARRY LOAD CARRY LOAD CARRY LOAD CLEAR PRESET CLEAR PRESET COUNTUP B COUNT DOWN COUNT COUNT

# HD74193,SN74LS193,SN74193 typical clear, load, and count sequences

Illustrated below is the following sequence:


- 1. Clear outputs to zero.
- 2. Load (preset) to binary thirteen.
- 3. Count up to fourteen, fifteen, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.




# NOTES: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.


# TC5081P Phase Comparator and Amplifier PIN CONNECTION




# PHASE COMPARATOR TIMMING CHART



# LOGIC DIAGRAM




# TC4049B Hex Buffer Converter Inverting Type PIN ARRANGEMENT




B. When counting up, count-down input must be high; when counting down, count-up input must be high


# **TUNER-SCHEMATIC DIAGRAM**



# TUNER PC BOARD VIEW FROM BOTTOM SIDE



# FRONT END PC BOARD VIEW FROM BOTTOM SIDE




# RF/IF AND MPX. PC BOARD (NARF-487) -PARTS LIST

OV, Elect 50V, Elect. 20%, 50V, DE 16V, Elect. V, Elect. OV, Elect. OV, Elect.
20%, 50V, DE 16V, Elect. V, Elect. OV, Elect. V, Elect.
16V, Elect. V, Elect. )V, Elect. V, Elect.
V, Elect. )V, Elect. V, Elect.
V, Elect.
-
.v. Dibbil.
50V, Elect.
5 <b>V</b> , Elect
.3V, Elect.
0V, Elect.
V, Elect.
, Elect.
6V, Elect. IV, Elect.
V, NP
V, Elect.
60V, Elect.
01, 21001.
OKBD,SF
OOKBD,SF
.3KBIM,SF
00KBD,SF
OOKBD,SF
10KB15H,
vel control
70BD,SF
<b>.</b>
L38
DI 20
BL20
D12/2AS
,
or

# **BLOCK DIAGRAM**

HA11223 (PLL FM Stereo Demodulator with Pilot Cancel)



# 1. Pilot Cancel Circuit Operations

The composite signal inputed from pin 2 is amplified by the Pre-Amp circuit, and then it is outputed to pin 3. This signal is inputed to pin 12 and, one part is inputed to the PLL circuit and the other to the lamp driver circuit. The PLL circuit locks out the pilot signal by the signal which has been inputed to the PLL circuit, and the signal in the PLL circuit gererates three kinds of signals, 76 kHz, 38 kHz, and 19 kHz. The 19 kHz signal whose phase is advancing 90° more than the pilot signal is inputed to the Gain Control Amp.

On the other hand, the signal inputed to the lamp driver circuit is detected synchronously by the 19 kHz signal with the same phase as the pilot signal generated by the PLL circuit, and sent to pin 10 and pin 11 as a DC signal in proportion to the level of the pilot signal.

The DC signal is amplified by DC-Amp, and used as the control signal of the above mentioned Gain Control Amp. Therefore, when there is no load capacity C214 in the output of pin 9 that has been outputed from the Gain Control Amp., a rectangle wave with a phase of 90° advanced as compared with the input pilot signal will appear as indicated in the right figure b.


As a matter of fact, however, since there is C214, a triangular wave that is in the same phase as the input pilot signal will appear as shown in Fig. C. The level of the triangular wave correlates with the input pilot signal level and it disperses due to dispersion of IC within the circuit. Therefore, it is necessary to adjust properly the level by R<sub>229</sub> (100 ΩB). This level adjusted triangular wave is inputed to pin 4 and is phase inverted by the transistor into IC, then added to the input pilot signal.

Since the pilot cancel of HA11223 is utilizing the above mentioned triangular wave injection, when the difference between the pilot signal and the fundamental frequency component of the triangular wave is eliminated, the odd high harmonics of the triangular wave will remain.


This high harmonic components are, needless to say, the odd times of 19 kHz, but when this signal is turned on by switching transistors of the decoder, as the 38 kHz rectangular wave, it causes beat with the high harmonics that are the odd times of 38 kHz, and generates a signal of 19 kHz component again.

As a result of this, the signal of 19 kHz component that appears at the output pin becomes easier to be unbalanced at pin 5 and at pin 6. Therefore, for the above mentioned adjustments of R229, it becomes necessary to make each 19 kHz component appearing at pin 5 and at pin 6 the same and to maximize them.


# TA7221P (Voltage regulator) EQUIVALENT CIRCUIT




# HA1137W (FM IF ampli. and Det.) BLOCK DIAGRAM




# $\mu$ PC1163H (FM IF ampli.) EQUIVALENT CIRCUIT




# TA7060P (FM IF ampli.) EQUIVALENT CIRCUIT




# $\mu$ PC14305H (Voltage regulator) EQUIVALENT CIRCUIT




# TA7302P (FM IF ampli.) EQUIVALENT CIRCUIT




# TA7136P (Preampli) EQUIVALENT CIRCUIT



# POWER SUPPLY PC BORD VIEW FROM BOTTOM SIDE






# POWER SUPPLY PC BOARD (NAPS-485)-PARTS LIST


Circuit No.	Parts No.	Description		
IC		-		
Q901	222472	TA-7221P		
Trans	sistors			
Q902	2210901	2SC509(Y)		
Q903, Q904	2211255	2SC1815(GR)		
Diodes				
D901-D904	223802	1 <b>S</b> 1885		
D905	223928	WZ-061		
Capacitors				
C901	351784711	$470\mu F$ , 50V, Elect.		
C902	351761021	1,000µF, 35V, Elect.		
C904	352752201	$22\mu F$ , 25V, Elect.		
C907	352752201	$22\mu F$ , 25V, Elect.		
C908	352784701	$47\mu$ F, 50V, Elect.		
C909	352761001	10μF, 35V, Elect.		
C910	352721011	100μF, 6.3V, Elect.		
C911	352762201	22μF, 35V, Elect.		
Resis	• , ,			
R901	441824704	$47\Omega$ , 3W, MOF		
Radiator				
	27160039	RAD-09		

# POWER SUPPLY PC BOARD (NAPS-486)-PARTS LIST

Circuit No.	Parts No.	Description
IC		
Q951	222496	μPC14305H
Dioc	les	
D951-D954	223802	1S1885
Capacitors		
C955, C956	351741021	$1,000\mu F, 16V, Elect.$
C959	325721011	$100\mu$ F, 6.3V, Elect.
Resi	stor	
R951	451730104	$1\Omega$ , 2W, Metal
Radi		
	27160038	RAD-08



# **PACKING PROCEDURES**



# PACKING PROCEDURES-PARTS LIST

Ref. No.	Parts No.	Description
1	29340262	Instruction manual
2	29365005	Warranty card (V)
	29380034	Sticker (G)
3	292005	CV-C, Conversion plug
4	292006	CV-BS, Conversion plug (G)
5	25055004	FP-3, Coaxial connector
6	2010034	Pin plug cord
7	29100006	250 x 350mm, Poly bag
8	13752119	Accessory bag complete (V)
	13745119	Accessory bag complete (G)
9	29095012	500 x 800mm, Protection sheet
10	29100019A	550 x 850mm, Poly bag
11	29090229	Pad
12	29050187	Carton box
	29380042	Label (B) (Back panel)
	27300107	Programming stylus

(V): German Model(G): Europe Model

# **ONKYO CORPORATION**

International Division: No. 24 Mori Bldg., 23-5, 3-chome, Nishi-Shinbashi, Minato-ku, Tokyo, Japan Telex: 2423551 ONKYO J. Phone: 03-432-6981

### **ONKYO U.S.A. CORPORATION**

Eastern Office

42-07 20th Avenue, Long Island City, New York 11105, U.S.A. Phone: (212) 728-4639

Midwest Office

935 Sivert Drive, Wooddale, Illinois 60191, U.S.A. Phone: (312) 595-2970

**ONKYO DEUTSCHLAND GMBH, ELECTRONICS** 

8034 München-Germering, Industriestrasse 18, West Germany. Telex: 521726 Telefon: (089)-84-5041